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Abstract—This paper present a reduced order model of 
interleaved boost converter integrating coupled inductor and 
switched capacitor by decoupling the leakage inductance leading 
to resonant exchange with the switched capacitors. State space 
averaging method is employed to derive the small signal ac model 
with ideal components. Furthermore, a dual loop control is 
adopted to regulate the output voltage of the converter. Extensive 
analysis and simulation demonstrate that the proposed model 
although simplified is sufficient for an adequate control system 
design ensuring fast transient response and good output voltage 
regulation.    
Keywords—High step-up DC-DC Converter, reduced order 
modelling, Control design, Coupled Inductor, Switched capacitor. 
I.  INTRODUCTION  
Most of the devices that produce or store electrical energy 
(e.g. batteries, ultra-capacitors, fuel cells and solar photovoltaic 
PV) are built from low voltage sources which are usually 
connected in series to achieve desired voltage. Series connection 
of cells increases the system complexity and reduced 
performance due to manufacturing variation among cells and 
different working conditions. In addition, these sources also 
have a significant variation of their output voltages due to 
different state of charge (SoC) or the solar radiation [1]. 
Typical applications requires converters with high voltage 
gain, usually ten times or higher to harvest all available energy, 
which calls for high efficiency. These features have been the 
focus of many researches and huge number of topologies have 
proposed to this end. 
Great effort has been devoted to dc-dc converter topologies 
fed by renewable sources, however, only few works have been 
found in modeling these converters.  A dynamic model of six 
phase interleaved double dual boost and its control design is 
presented in [2]. Model investigation of three switching cell 
boost converter is described in [3], and the small signal model 
of current fed converter is presented in [4]. A full and reduced 
order model for the dc-dc multilevel boost converter based on 
state space averaging are proposed in [5]. The main reason being 
that most of the topologies have resonant stages or ripple that 
cannot be neglected in one or more state variables, which is key 
to requirement in applying state space averaging method. 
This paper explore a topology proposed with the objective of 
realizing higher voltage gain in comparison with the 
conventional interleaved boost converter [6]. An interesting 
feature is that the power devices can be sized to a voltage lower 
than the output voltage. The main objective of this paper is to 
propose a reduced order model by excluding the leakage 
inductance of the coupled inductor which is inherent phenomena 
of the coupled inductor [1], [6], [7]. The paper presents a 
linearized dynamic model of interleaved boost converter 
integrating coupled inductor and switched capacitor. The  result 
shows that the model differ from that of conventional interleaved 
couple inductor boost converter and the reduced order model is 
a good approximation of the system behavior. 
II. CONVERTER DESCRIPTION AND ANALYSIS 
Fig. 1 shows the two phase interleaved high step-up 
converter, where 𝑅𝑂 represent the load and 𝑉𝑖𝑛 and 𝑉𝑂 represent 
the input and output voltages respectively. Each of the 
converter phase employs a coupled inductors and its 
corresponding pair of switch, clamp capacitor e.g. phase 1 
comprises of coupled inductors 𝐿1 switch 𝑆1 clamp 
switch  𝑆𝐶1.and clamp capacitor 𝐶𝐶1. The primary winding of 
each coupled inductor e.g. 𝐿1𝑎 is coupled to the corresponding 
secondary windings 𝐿1𝑏. The primary and secondary windings 
are denoted by n1, n2, and the coupling references denoted by 
‘’o’’ and ‘’*’’. 𝐿𝑚 denotes the  magnetizing inductance of the 
coupled inductors whilst 𝐿𝐾 represent the leakage inductances 
of the coupled inductors reflected to the secondary side. 𝐶𝑂 
denotes the output capacitor. 
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Fig. 1 Interleaved high step-up converter 
During either of the main switch OFF instant, the voltage 
across the clamp and capacitors is denoted by  
 𝑉𝐶𝑐1 = 𝑉𝐶𝑐2 = 𝑉𝑖𝑛 (1 − 𝐷)⁄  (1) 
 
When the power switch 𝑆1 turns OFF the voltage across the 
switched capacitor and output voltage of the converter are  
 𝑉𝐶𝑚 = 𝑉𝑂 2⁄    (2) 
 𝑉𝑂 = 𝑉𝐶𝑐1 + 𝑁𝑉𝑖𝑛 + 𝑁(𝑉𝐶𝑐1 − 𝑉𝑖𝑛) + 𝑉𝐶𝑚 (3) 
Substituting (1) and (2) into (3), the voltage gain of the 
converter can be expressed as 
 
𝑀 =
𝑉𝑂
𝑉𝑖𝑛
=
2𝑁 + 2
(1 − 𝐷)
 (4) 
Where 𝐷 is the converter duty is cycle and 𝑁 is the coupled 
inductor turns ratio. 
III. SMALL SIGNAL MODELLING 
A typical interleaved converter operation is divided into four 
subintervals (switch ON and OFF instances). During each 
interval, the converter equations can be written in state space 
model of the form 
 
?̇? = {
𝐴1𝐱 + 𝐵1𝐮              𝑆1𝑎𝑛𝑑 𝑆2 𝑜𝑛
𝐴2𝐱 + 𝐵2𝐮              𝑆1𝑜𝑛 𝑆2 𝑜𝑓𝑓
𝐴3𝐱 + 𝐵3𝐮             𝑆1 𝑜𝑛  𝑆2 𝑜𝑛
𝐴4𝐱 + 𝐵4𝐮             𝑆1𝑜𝑓𝑓 𝑆2 𝑜𝑛
    (5) 
The state vector is defined in (6) by excluding the leakage 
inductance 𝐿𝐾  to attain the average model and considering 
𝑣𝐶𝑚 as constant voltage source described by (2) 
 𝑥 = [𝑖𝐿𝑚1  𝑖𝐿𝑚2 𝑣𝐶𝑐1   𝑣𝐶𝑐2  𝑣𝑂 ]
𝑇 (6) 
and the input is defined as 
 𝑢 = [𝑉𝑖𝑛] (7) 
Now assuming that the converter operate in continuous 
conduction (CCM) mode, no parasitic effect (i.e. neglecting 
short operating intervals), and switching frequency is much 
higher than the converter natural frequency. Equation (8)-(9)  
 
{
 
 
 
 𝐿𝑚1
𝑑𝑖𝐿𝑚1
𝑑𝑡
= 𝑣𝑖𝑛
𝐿𝑚2
𝑑𝑖𝐿𝑚2
𝑑𝑡
= 𝑣𝑖𝑛
𝐶𝑂
𝑑𝑣𝑜
𝑑𝑡
−
𝑣𝑜
𝑅𝑂
 (8) 
 
{
 
 
 
 
 
 
 
 𝐿𝑚1
𝑑𝑖𝐿𝑚1
𝑑𝑡
= 𝑣𝑖𝑛
𝐿𝑚2
𝑑𝑖𝐿𝑚2
𝑑𝑡
= 𝑣𝑖𝑛 − 𝑣𝐶𝑐2
𝑣𝐶𝑐2 =
𝑣𝑜
2
+ 𝑁𝐿𝑚2
𝑑𝑖𝐿𝑚2
𝑑𝑡
− 𝑁𝑣𝑖𝑛
𝐶𝑂
𝑑𝑣𝑜
𝑑𝑡
= −
𝑣𝑜
𝑅𝑂
   (9) 
 
{
 
 
 
 
 
 
 
 𝐿𝑚1
𝑑𝑖𝐿𝑚1
𝑑𝑡
= 𝑣𝑖𝑛 − 𝑣𝐶𝑐1
𝐿𝑚2
𝑑𝑖𝐿𝑚2
𝑑𝑡
= 𝑣𝑖𝑛
𝑣𝐶𝑐1 =
𝑣𝑜
2
+ 𝑁𝐿𝑚1
𝑑𝑖𝐿𝑚1
𝑑𝑡
− 𝑁𝑣𝑖𝑛
𝐶𝑂
𝑑𝑣𝑜
𝑑𝑡
=
(1 − 𝑑)𝑖𝐿𝑚1
(𝑁 + 1)
−
𝑣𝑜
𝑅𝑂
  (10) 
gives the state space equation during ON and OFF period. The 
use of state space averaging method [14] leads to the following 
set of differential equations that describe the converter dynamics 
 
{
 
 
 
 
 
 
 
 
 
 𝐿𝑚1 〈
𝑑𝑖𝐿𝑚1
𝑑𝑡
〉 = 𝑣𝑖𝑛 − 𝑑𝑠1
′ 𝑣𝐶𝑐1
𝐿𝑚2 〈
𝑑𝑖𝐿𝑚2
𝑑𝑡
〉 = 𝑣𝑖𝑛 − 𝑑𝑠2
′ 𝑣𝐶𝑐2
𝐶𝐶1 〈
𝑑𝑣𝐶𝑐1
𝑑𝑡
〉 = 𝑖𝐿𝑚1𝑑𝑠1
′ −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)𝑣𝐶𝑐1 −
𝑣𝑂
2
)𝑑𝑠1
′
2
𝐶𝐶2 〈
𝑑𝑣𝐶𝑐2
𝑑𝑡
〉 = 𝑖𝐿𝑚2𝑑𝑠2
′ −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)𝑣𝐶𝑐2 −
𝑣𝑂
2
)𝑑𝑠2
′
2
𝐶𝑂 〈
𝑑𝑣𝑂
𝑑𝑡
〉 =
(𝑑𝑠1
′ + 𝑑′′)𝑖𝐿𝑚1
(𝑁 + 1)
−
𝑣𝑂
𝑅𝑂
  (11) 
Where 𝑑𝑠1, 𝑑𝑠2 are the duty cycles of main switch 𝑆1and 𝑆2 
respectively. 𝑑𝑠1
′ = (1 − 𝑑𝑠1)  𝑑𝑠2
′ = (1 − 𝑑𝑠2),  𝑑
′′ is the period 
between the peak value of the leakage inductor current to its zero 
crossing during the positive half cycle and 𝑇𝑠 is the switching time. 
A. Steady State 
The state space averaged DC model that describe the 
converter in equilibrium is obtained by letting the left-hand side 
(LHS) of (11) equal to zero, from which 
 X = −𝐴−1𝐵𝑈 (12) 
And the set of attainable equilibrium points are 
 
 =
[
 
 
 
 
 
 
 
 
𝐼𝐿𝑚1
𝐼𝐿𝑚2
𝑉𝐶𝑐1
𝑉𝐶𝑐2
𝑉𝑂 ]
 
 
 
 
 
 
 
 
=
[
 
 
 
 
 
 
 
 
 
 
2𝑇𝑠𝑉𝑖𝑛 (𝑁 + 1)
2
4 𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)
2𝑇𝑠𝑉𝑖𝑛 (𝑁 + 1)
2
4 𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)
𝑉𝑖𝑛 (1 − 𝐷)⁄
𝑉𝑖𝑛 (1 − 𝐷)⁄
 2𝑇𝑠𝑉𝑖𝑛𝑅𝑜(𝑁 + 1)(1 − 𝑑 + 𝑑
′)
4 𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)]
 
 
 
 
 
 
 
 
 
 
 
(13) 
From (13), the non-ideal steady state voltage gain 
expression of the converter is given by  
 𝑉𝑂
𝑉𝑖𝑛
=
2𝑇𝑠𝑅𝑜(𝑁 + 1)(1 − 𝑑 + 𝑑
′)
4 𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑
2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)
  
(14) 
The Laplace transfer function of the converter is derived 
from the state space model using (11) From which the line to 
output transfer function gives  
 𝐺(𝑠) = |
𝑆𝐼 − 𝐴 −𝐵
𝐶 𝐷
| |𝑆𝐼 − 𝐴|⁄  (15) 
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𝐺𝑣(𝑠) =
𝑉𝑜
𝑉𝑖𝑛
(𝑠) =
𝑝1𝑠 + 𝑝2
𝑠3 + 𝑞1𝑠2 + 𝑞2𝑠 + 𝑞3
 (16) 
Where 𝑝1 = (1 − 𝑑 + 𝑑
′) 𝑠 (𝑁 + 1)𝐶𝑜𝐿𝑚⁄ , 𝑝2 =
𝑇𝑠(1 − 𝑑)
2(1 − 𝑑 + 𝑑′) 2𝐿𝑘𝐶𝑐𝐿𝑚⁄ , 𝑞1 =
𝑇𝑠(1−𝑑)
2(𝑁+1)
2𝐿𝑘𝐶𝑐
+
1
𝑅𝑜𝐶𝑜
 
𝑞2 =
𝑇𝑠(1−𝑑)
2(𝑁+1)
2𝐿𝑘𝐶𝑐𝑅𝑜𝐶𝑜
+
(1−𝑑)2
𝐿𝑚𝐶𝑐
,  𝑞3 =
𝑇𝑠(1−𝑑)
2(1−𝑑+𝑑′)
4(𝑁+1)𝐿𝑚𝐿𝑘𝐶𝑐𝐶𝑜
+
(1−𝑑)2
𝐿𝑚𝐶𝑐𝑅𝑜𝐶𝑜
 
The model in (16) is verified with direct simulation with 
switch model under full load condition. Fig. shows the 
simulated and calculated model. 
 
Fig. 2 Switch and calculated model validation 
B. Perturbation and Linearization 
A linearized system can be developed by introducing 
perturbation around the steady state value of the averaged 
model calculated in (11), containing the steady state dc value  
represented by uppercase letter and a superimposed ac variation 
represented by lowercase symbol with circumflex [8-11]. For 
instance the perturbation definitions for the state variable 
are: 𝑖𝐿𝑚 = 𝐼𝐿𝑚 + 𝑖̂𝐿𝑚, 𝑣𝑖𝑛 = 𝑉𝑖𝑛 + ?̂?𝑖𝑛, 𝑣𝑜 = 𝑉𝑜 + ?̂?𝑜 and 𝑑 =
𝐷 + ?̂?. Then by expanding and neglecting the higher order 
perturbation terms, then removing the steady-state quantities 
gives the small signal ac model of the converter. 
 
{
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 𝐿𝑚1
𝑑(𝐼𝐿𝑚1 + 𝑖̂𝐿𝑚1)
𝑑𝑡
= 𝑉𝑖𝑛 + 𝑣𝑖𝑛 − (𝑉𝐶𝑐1 + 𝑣𝐶𝑐1)(1 − 𝐷 − ?̂?𝑠1)
𝐿𝑚2
𝑑(𝐼𝐿𝑚2 + 𝑖̂𝐿𝑚2)
𝑑𝑡
= 𝑉𝑖𝑛 + 𝑣𝑖𝑛 − (𝑉𝐶𝑐2 + 𝑣𝐶𝑐2)(1 − 𝐷 − ?̂?𝑠2)
𝐶𝐶1
𝑑(𝑉𝐶𝑐1 + 𝑣𝐶𝑐1)
𝑑𝑡
= (𝐼𝐿𝑚1 + 𝑖̂𝐿𝑚1)(1 − 𝐷 − ?̂?𝑠1)
−
𝑇𝑠(1 − 𝐷 − ?̂?𝑠1)
2
2𝐿𝑘
((𝑁 + 1)(𝑉𝐶𝑐1 + 𝑣𝐶𝑐1) +
(𝑉𝑜 + 𝑣𝑜)
2
)
𝐶𝐶2
𝑑(𝑉𝐶𝑐2 + 𝑣𝐶𝑐2)
𝑑𝑡
= (𝐼𝐿𝑚2 + 𝑖̂𝐿𝑚2)(1 − 𝐷 − ?̂?𝑠2)
−
𝑇𝑠(1 − 𝐷 − ?̂?𝑠2)
2
2𝐿𝑘
((𝑁 + 1)(𝑉𝐶𝑐2 + 𝑣𝐶𝑐2) +
(𝑉𝑜 + 𝑣𝑜)
2
)
𝐶𝑜 〈
𝑑(𝑉𝑜 + 𝑣𝑜)
𝑑𝑡
〉 =
𝐼𝐿𝑚1 + 𝑖̂𝐿𝑚1
(𝑁 + 1)
(1 − 𝐷 − ?̂?𝑠1 + 𝐷
′ + ?̂?′)
−
(𝑉𝑜 + 𝑣𝑜)
𝑅𝑜
   
(17) 
C. Order Reduction 
Considering a perfect symmetry among the phases of the 
converter such that all the components are exactly the same, the 
duty cycle of the main switches are the same and that of 
corresponding clamp switches are also similar i.e. 
{
𝐿𝑚1 = 𝐿𝑚2 = 𝐿𝑚
𝐶𝐶1 = 𝐶𝐶2 = 𝐶𝐶
𝑑𝑠1 = 𝑑𝑠2 = 𝑑𝑠
     (18) 
In addition, the voltage across clamp capacitors are equal 
𝑉𝐶𝑐1 = 𝑉𝐶𝑐2 = 𝑉𝐶𝑐 and there is equal current sharing between 
the converter phases exist such that 𝑖𝐿𝑚1 = 𝑖𝐿𝑚2 = 𝑖𝐿𝑚, 𝑖𝐿𝑚1 +
𝑖𝐿𝑚2 = 𝑖𝐼𝑛. When these condition are taking into account the 
fifth order equation in (17) can be written as  
 
{
 
 
 
 
 
 
 
 𝐿𝑚
𝑑𝑖?̂?𝑛
𝑑𝑡
= 2?̂?𝑖𝑛 − 𝑉𝐶𝑐?̂? − 2(1 − 𝐷)?̂?𝐶𝑐
𝐶𝐶 〈
𝑑𝑣𝐶𝑐
𝑑𝑡
〉 = (1 − 𝐷)𝑖?̂?𝑚 − 𝐼𝐿𝑚?̂? −
𝑇𝑠(1 − 𝐷)
2
2𝐿𝑘
.
((𝑁 + 1)?̂?𝐶𝑐 −
?̂?𝑜
2
) +
𝑇𝑠(1 − 𝐷)?̂?
𝐿𝑘
((𝑁 + 1)𝑉𝐶𝑐 −
𝑉𝑜
2
)
𝐶𝑜
𝑑?̂?𝑜
𝑑𝑡
=
𝑖?̂?𝑛(1 − 𝐷 + 𝐷
′)
2(𝑁 + 1)
−
𝐼𝐿𝑚?̂?
2(𝑁 + 1)
+
𝐼𝐿𝑚?̂?
′
(𝑁 + 1)
−
?̂?𝑜
𝑅𝑜
   
(19)  
Taking Laplace transform of (19) and replacing 𝑠 
with 𝑑 𝑑𝑡⁄ . Then eliminating ?̂?′ yield the small signal low-
frequency model of the interleaved high step-up converter.                                                                                  
 
{
 
 
 
 
 
 
 
 
𝑠𝐿𝑚?̂?𝑖𝑛(𝑠) = 2𝑣𝑖𝑛(𝑠) − 𝑉𝐶𝑐?̂?(𝑠) − 2(1 − 𝐷)𝑣𝐶𝑐(𝑠)
𝑠𝐶𝑐𝑣𝐶𝑐(𝑠) = (1 − 𝐷)?̂?𝐿𝑚(𝑠) − 𝐼𝐿𝑚?̂?(𝑠) −
𝑇𝑠(1 − 𝐷)
2
2𝐿𝑘
. .
((𝑁 + 1)𝑣𝐶𝑐(𝑠) −
𝑣𝑜(𝑠)
2
) +
𝑇𝑠(1 − 𝐷)?̂?(𝑠)
𝐿𝑘
((𝑁 + 1)𝑉𝐶𝑐 −
𝑉𝑜
2
)
𝑠𝐶𝑜𝑣𝑜(𝑠) =
?̂?𝑖𝑛(𝑠)(1 − 𝐷 + 𝐷
′)
2(𝑁 + 1)
−
𝐼𝐿𝑚?̂?(𝑠)
2(𝑁 + 1)
+
𝐼𝐿𝑚?̂?
′(𝑠)
(𝑁 + 1)
−
𝑣𝑜(𝑠)
𝑅𝑜
   
                                                                                        (20) 
From (19) the system matrix can be written as 
𝐴
=
[
 
 
 
 
 
 𝑠
2(1 − 𝐷)
𝐿𝑚
0
−
(1 − 𝐷)
𝐶𝑐
𝑠 +
(𝑁 + 1)(1 − 𝐷)2
2𝑓𝑠𝐿𝑘𝐶𝑐
−
(1 − 𝐷)2
4𝐿𝑘𝐶𝑐
−
(1 − 𝐷 +𝐷′)
2(𝑁 + 1)𝐶𝑜
2𝐼𝐿𝑚(1 − 𝐷)
𝐶𝑜𝑉𝑜
𝑠 +
1
𝑅𝑜𝐶𝑜
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝐶𝑜𝑉𝑜 ]
 
 
 
 
 
 
    
𝐵 = [2𝑉𝐶𝑐
𝐿𝑚
,
(1 − 𝐷) ((𝑁 + 1)𝑉𝐶𝑐 −
𝑉𝑜
2)
𝑓𝑠𝐿𝑘𝐶𝑐
−
𝐼𝐿𝑚
𝐶𝑐
, −
2𝐼𝐿𝑚𝑉𝐶𝑐
𝑉𝑜𝐶𝑜
]
𝑇
,     𝐶 = (
0
0
1
) 
Following this various transfer functions can be derived 
suitable for closed loop control system design of the converter 
[
𝑖?̂?𝑛(𝑠)
?̂?𝐶𝐶(𝑠)
?̂?𝑜(𝑠)
] = [𝐴(𝑠)]−1 [
𝑏1(𝑠)
𝑏2(𝑠)
𝑏3(𝑠)
] ?̂?(𝑠) + [𝐴(𝑠)]−1[𝐶(𝑠)]?̂?𝑖𝑛(𝑠)   (21) 
D. Duty Ratio Control 
Direct duty ratio control is obtained by making ?̂?𝑖𝑛(𝑠) = 0 
in (21) given by 
 
𝐺𝑣𝑑(𝑠) =
?̂?𝑜(𝑠)
?̂?(𝑠)
=
𝑎1𝑠
2 + 𝑎2𝑠 + 𝑎3
𝑝1𝑠3 + 𝑝2𝑠2 + 𝑝3𝑠 + 𝑝4
 (22) 
Where 𝑎1 = 𝐿𝑚𝐶𝑐𝑏1, 𝑎2 =
(1−𝐷+𝑑′)𝐶𝑐
2(𝑁+1)
 𝑏1 +
2𝐼𝐿𝑚𝐿𝑚(1−𝐷)
𝑉𝑜
 𝑏2 +
(1−𝐷)2𝐿𝑚
𝑓𝑠𝐿𝐾
 𝑏3 
𝑎3 = (1 − 𝐷)
2 (
(1−𝐷+𝐷′)
2𝑓𝑠𝐿𝐾
+
2𝐼𝐿𝑚(1−𝐷)
𝑉𝑜
)  𝑏1 −
2(1−𝐷+𝐷′)(1−𝐷)
(𝑁+1)
 𝑏2 +
2(1 − 𝐷)2 𝑏3, , 𝑝2 =
𝐿𝑚𝐶𝑂(1−𝐷)
2
𝑓𝑠𝐿𝐾
+ 𝐿𝑚𝐶𝑐 (
1
𝑅𝑂
+
2𝐼𝐿𝑚(1−𝐷+𝐷
′)
(𝑁+1)𝑉𝑜
),       
 𝑝1 = 𝐿𝑚𝐶𝑐𝐶𝑂, 𝑝3 =
𝐿𝑚(1 −𝐷)2
𝑓𝑠𝐿𝐾
(
1
𝑅𝑂
+
2𝐼𝐿𝑚(1−𝐷+𝐷
′
)
(𝑁+1)𝑉𝑜
)+ 2𝐶𝑂(1−𝐷)
2, 
𝑝4 = 2(1 − 𝐷)
2 (
1
𝑅𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
+
(1 − 𝐷)(1 − 𝐷 + 𝐷′)
𝑓𝑠𝐿𝐾(𝑁 + 1)2
) 
Where 𝐷′ represents the steady state dc value of 𝑑′. 
The control-to-output transfer function describes a standard 
third order system and has a negative real pole at 𝑠 =
−5.65𝑒05, two complex conjugate poles at 𝑠 = −7.57 ±
𝑗1.3𝑒03, and two zeros at  𝑠 = −5.65𝑒05 and 𝑠 = 1.34𝑒04 
respectively. The control-to-output transfer function exhibit a 
non-minimum phase system, which is typical behaviour of 
converters with boost or buck-boost characteristics. 
The control-to-output transfer function in (22) is once again 
verified in simulation by perturbing duty cycle set point with 
sinusoids of different frequencies and stores the corresponding 
output voltage. A discrete points are obtained from the 
frequency response that describes how the system responds to 
the magnitude and phase of the injected sinusoids. In essence, 
the control-to-output transfer function can be estimated from 
the measured data. Fig. 3 illustrates the Bode plot of both the 
calculated and estimated response of the control-to-output 
transfer function. As can be seen a good agreement exist 
between the models and the calculated model is suitable for the 
frequency domain analysis and controller design. The 
parameters of the simulation and the calculated model are listed 
in Table I.  
 
Fig. 3 Calculated and estimated control to output transfer function 
TABLE I.  CONVERTER PARAMETERS 
Parameter Rating 
Output Power (𝑃𝑂) 500 W 
Input Voltage (𝑉𝑖𝑛) 12 V
 
Output Voltage (𝑉𝑂) 120 V 
Switching Frequency (𝑓𝑠)
 50 KHz 
Clamp capacitors (𝐶𝐶) 4.7 µF 
Switched Capacitor  (𝐶𝑚) 10 µF 
Output capacitor  (𝐶𝑂) 50 µF 
Turns Ratio (𝑛2 𝑛1⁄ ) 1:1 
Magnetizing Inductance (𝐿𝑚) 36 µH 
IV. CONTROLLER DESIGN 
Fig. 4 illustrates the block diagram of the control strategy 
used to investigate the closed loop dynamic performance of the 
converter. It is a typical dual loop control, comprising of inner 
current loop and outer voltage loop. The presence of the right 
half plane (RHP) zero in the control-to-output transfer function 
of (21) tends to destabilize the single-loop feedback control. It 
is difficult to obtain an adequate phase margin (PM), because 
during transient the phase lag of the right (RHP) zero causes the 
output to change initially in the wrong direction [12]. The loops 
are usually defined to satisfy certain design criteria of PM and 
bandwidth.  
The feedback control system uses proportional-integral (PI) 
controller in both loops. The outer voltage loop determines the 
current reference of the inner current loop, whilst the control 
signal is determined by the inner current controller. The control 
signal generates the gating signals of the main switches 𝑆1 and 
𝑆2 with the same duty ratio with the aid of digital pulse width 
modulation (DPWM) submodule. Two modulators shifted in 
phase by 1800 are used to produce the gating signals. Note that 
the gate signal of the clamp switches 𝑆𝐶1 and 𝑆𝐶2  are 
complementary to their corresponding primary switches. The 
current and voltage transducers have been taken into account 
with their respective gains 𝐻𝑖 , 𝐻𝑣.   
The outer voltage loop has slow dynamics whilst the inner 
current loop has fast dynamics. This is to allow the input current 
to respond more quickly than the converter output voltage. The 
DPWM module in Fig. 5 comprises of the Padѐ approximation 
block and the moldulator static gain [12]. 
+
-
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Fig. 4 Block diagram of current mode control  
A. Inner Current Control Loop 
From Fig. 4, the inner current PI controller is designed first, 
using the control to input current transfer function from (23) 
 
 𝐺𝑖𝑑(𝑠) =
?̂?𝑖𝑛(𝑠)
?̂?(𝑠)
=
𝑞1𝑠
2 + 𝑞2𝑠 + 𝑞3
𝑝1𝑠
3 + 𝑝2𝑠
2 + 𝑝3𝑠 + 𝑝4
 (23) 
Where  
𝑞1 = 𝑏1𝑠
2 + (
1
𝑅𝑂𝐶𝑂
+
(𝑁 + 1)(1 − 𝐷)2
2𝑓𝑠𝐿𝐾𝐶𝑐
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) 𝑏2 𝑠 
+
(𝑁 + 1)(1 − 𝐷)2 𝑏3
2𝑓𝑠𝐿𝐾𝐶𝑐
(
1
𝑅𝑂𝐶𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) +
2𝐼𝐿𝑚(1 − 𝐷)
3
4𝑓𝑠𝐿𝑘𝐶𝑐𝐶𝑜𝑉𝑜
𝑏3 
𝑞2 = −2(1 − 𝐷)𝐶𝑜𝑏1 − 2(1 − 𝑑) (
1
𝑅𝑂
+
2𝐼𝐿𝑚(1−𝐷+𝐷
′)
(𝑁+1)𝑉𝑜
) 𝑏2  
𝑞3 = −
(1 − 𝐷)3
(𝑁 + 1)𝑓𝑠𝐿𝐾
𝑏3 
Following this, the open loop transfer function of the inner 
current control loop (simply a cascade connection of all blocks) 
The 10th International Renewable Energy Congress (IREC 2019) 
is required to design the controller. This transfer function is 
given by  
  𝐺𝑜𝐿(𝑠)
=
𝐾𝑝(𝑠 + 𝐾𝑖 𝐾𝑝)⁄
𝑠
  
(1 − 𝑠 𝑇𝑠 4)⁄
(1 + 𝑠 𝑇𝑠 4)⁄
𝐻𝑖(𝑠)𝐺𝑖𝑑(𝑠) 
(24) 
Where 𝐻𝑖(𝑠) is the current sensor gain. The continuous time 
system in (24) is first discretized with zero order hold (ZOH) 
given by 
 
𝐺𝑖𝑑(𝑧) = 𝑍{
1
𝑠
(1 − 𝑒−𝑠𝑇𝑠)𝐻(𝑠)𝐺𝑖𝑑(𝑠)} (25) 
Once this is available, the digital PI controller is designed 
directly in the discrete time domain using methods similar to 
continuous time frequency response. The compensator design 
is driven by certain specifications concerning the closed loop 
performance (such as speed of response or tracking error with 
respect to the reference signal). For this reason, a closed loop 
bandwidth 𝑓𝐶𝐿 of one tenth of the switching frequency 𝑓𝑠 is 
intended to be achieved with at least PM of 60o. The 
subsequent step is to determine the proportional gain 𝐾𝑝 and 
integral gain 𝐾𝐼  that guarantee compliance with these 
specifications. Fig. 5 illustrate the Bode diagram of the inner 
 
Fig. 5 Control to duty cycle transfer function Bode diagram 
current loop, showing compliance with design specifications. 
The controller is designed in Matlab using a “sisotool” 
graphical user interface based on Zeigler-Nichols tuning that 
allows the closed loop frequency response to be interactively 
changed by modifying the pole-zero location of the PI 
compensator. The corresponding feedback compensator gains 
from the same interface are 𝐾𝑝 = 0.0151 and 𝐾𝐼𝑇𝑠 = 0.0025 
respectively. 
B. Outer Voltage Loop 
The outer voltage PI controller is design in similar way 
using the voltage to current transfer function (26) 
 
𝐺𝑣𝑖(𝑠) =
?̂?𝑜(𝑠)
𝐼𝑖𝑛(𝑠)
=
𝑎1𝑠
2 + 𝑎2𝑠 + 𝑎3
𝑞1𝑠2 + 𝑞2𝑠 + 𝑞3
 (26) 
Where 𝑎1 = 𝐿𝑚𝐶𝑐𝑏1, 𝑎2 =
(1−𝐷+𝑑′)𝐶𝑐
2(𝑁+1)
 𝑏1 +
2𝐼𝐿𝑚𝐿𝑚(1−𝐷)
𝑉𝑜
 𝑏2 +
(1−𝐷)2𝐿𝑚
𝑓𝑠𝐿𝐾
 𝑏3 
𝑎3 = (1 − 𝐷)
2 (
(1−𝐷+𝐷′)
2𝑓𝑠𝐿𝐾
+
2𝐼𝐿𝑚(1−𝐷)
𝑉𝑜
)  𝑏1 −
2(1−𝐷+𝐷′)(1−𝐷)
(𝑁+1)
 𝑏2 + 2(1 −
𝐷)2 𝑏3, 𝑞1 = 𝑏1𝑠
2 + (
1
𝑅𝑂𝐶𝑂
+
(𝑁+1)(1−𝐷)2
2𝑓𝑠𝐿𝐾𝐶𝑐
+
2𝐼𝐿𝑚(1−𝐷+𝐷
′)
(𝑁+1)𝑉𝑜
) 𝑏2 𝑠 +
(𝑁+1)(1−𝐷)2 𝑏3
2𝑓𝑠𝐿𝐾𝐶𝑐
(
1
𝑅𝑂𝐶𝑂
+
2𝐼𝐿𝑚(1−𝐷+𝐷
′)
(𝑁+1)𝑉𝑜
) +
2𝐼𝐿𝑚(1−𝐷)
3
4𝑓𝑠𝐿𝑘𝐶𝑐𝐶𝑜𝑉𝑜
𝑏3, 𝑞3 = −
(1−𝐷)3
(𝑁+1)𝑓𝑠𝐿𝐾
𝑏3 
  𝑞2 = −2(1 − 𝐷)𝐶𝑜𝑏1 −2(1 − 𝑑) (
1
𝑅𝑂
+
2𝐼𝐿𝑚(1−𝐷+𝐷
′)
(𝑁+1)𝑉𝑜
) 𝑏2,  
The open loop gain is given by 
 
𝐺𝑜𝐿(𝑠) =
𝐾𝑝(𝑠 + 𝐾𝑖 𝐾𝑝)⁄
𝑠
𝐻𝑣(𝑠)𝐺𝑣𝑖(𝑠) (27) 
Where 𝐻𝑣(𝑠) is the voltage transducer gain. To ensure sufficient 
stability around equilibrium point due to parameter variation 
influence, a closed loop bandwidth 𝑓𝐶𝐿 of one tenth of the inner 
current loop is intended to be achieved with at least phase  
 
Fig. 6 Bode diagram of voltage control loop with discrete PI controller 
margin PM of 60o. Following the same method described in the 
current loop the proportional gain 𝐾𝑝 and integral gain 𝐾𝐼  of the 
voltage loop that guarantees compliance with these 
specifications are 𝐾𝑝 = 0.1987 and 𝐾𝐼𝑇𝑠 = 0.00258 
respectively. Fig. 6 shows the Bode plot of the voltage control 
loop with the discrete controller. The desired specifications of 
phase and gain margins were achieved and the low-frequency 
gain is improved. 
V. SIMULATION RESULTS 
To verify the theoretical analysis and the closed loop 
dynamics performance of the converter. A 500 W is designed 
and built in Matlab/Simulink with the parameters listed in Table 
I. The transient response characteristics such as settling time, 
peak over shoot and steady state error for output voltage 
regulation during the load perturbation are observed. Fig. 7 and 
Fig. 8 shows the simulated response of the converter due to load 
disturbances. 
In Fig. 7, a step change in load resistance is applied, causing 
a step decrement in output power from 500 W to 100 W and 
vice versa. The peak overshoot is 20% of the steady state output 
voltage and the settling time is 30ms. Another load disturbance 
is applied in Fig. 8, causing a step decrement in output power 
from 250 W to 400 W and vice versa. Unlike the previous case, 
the output response settle faster within 15ms and the 
overshoot/undershoot reduces to 6.6% of the steady state values  
VI. CONCLUSION 
The derivation of the reduced order small signal model of 
interleaved high step-up converter with coupled inductors and 
switched capacitor in CCM is presented in this paper. The 
validity of the derived model is verified in simulation and used 
in the design of the dual loop controllers. The dynamic response 
of the converter under the influence of the designed PI  
  
Fig. 7 Step change in load from full load down to 20% load 
 
Fig. 8 Load change from half load to 80% load      
controllers during load disturbance is also verified via a simulation. 
The proposed reduced order model exhibits good transient response 
during disturbances and adequate for controller design capable of good 
voltage regulation and disturbance rejection.                              
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